Chao Wang
BIST methodology, architecture and circuits for pre-bond TSV testing in 3D stacking IC systems
Wang, Chao; Zhou, Jun; Weerasekera, Roshan; Zhao, Bin; Liu, Xin; Royannez, Philippe; Je, Minkyu
Authors
Jun Zhou
Roshan Weerasekera Roshan.Weerasekera@uwe.ac.uk
Senior Lecturer
Bin Zhao
Xin Liu
Philippe Royannez
Minkyu Je
Abstract
© 2004-2012 IEEE. This paper presents a built-in self test (BIST) methodology, architecture and circuits for testing Through Silicon Vias (TSVs) in 3D-IC systems prior to stacking in order to improve 3D-IC yield and reduce overall test cost. A scan switch network (SSN) architecture is proposed to perform pre-bond TSV scan testing in test mode, and operate as functional circuit in functional mode, respectively. In the SSN, novel test structures and circuits are proposed to address pre-bond TSV test accessibility issue and perform stuck-at-fault tests and TSV tests. By exploiting the inherent RC delay characteristics of TSV, a novel delay-based TSV test method is also proposed to map the variation of TSV-to-substrate resistance due to TSV defects to a test path delay change. Compared with state-of-art methods, the proposed BIST methodology addresses pre-bond TSV testing with a low-overhead integrated test solution which is compatible to existing 2D-IC testing method. The proposed BIST architecture and method can be implemented by standard DFT design flow and integrated into a unified pre-bond TSV test flow. Experiment results and robustness analysis are presented to verify the effectiveness of the proposed self-test methodology, architecture, and circuits.
Journal Article Type | Article |
---|---|
Acceptance Date | Aug 28, 2014 |
Online Publication Date | Oct 8, 2014 |
Publication Date | Jan 1, 2015 |
Deposit Date | Feb 2, 2017 |
Journal | IEEE Transactions on Circuits and Systems I: Regular Papers |
Print ISSN | 1549-8328 |
Publisher | Institute of Electrical and Electronics Engineers |
Peer Reviewed | Peer Reviewed |
Volume | 62 |
Issue | 1 |
Pages | 139-148 |
DOI | https://doi.org/10.1109/TCSI.2014.2354752 |
Keywords | 3D IC, BIST, DFT, pre-bond TSV testing, TSV |
Public URL | https://uwe-repository.worktribe.com/output/839583 |
Publisher URL | http://dx.doi.org/10.1109/TCSI.2014.2354752 |
Contract Date | Feb 2, 2017 |
You might also like
Propagation of electrical signals by fungi
(2023)
Journal Article
Sport-related back injury prevention with a wearable device
(2022)
Journal Article
Contactless sensing of liquid marbles for detection, characterisation & computing
(2019)
Journal Article
Semiconductor package and method of forming the same
(2019)
Patent
An Analytical Capacitance Model for Through-Silicon Vias in Floating Silicon Substrate
(2016)
Journal Article
Downloadable Citations
About UWE Bristol Research Repository
Administrator e-mail: repository@uwe.ac.uk
This application uses the following open-source libraries:
SheetJS Community Edition
Apache License Version 2.0 (http://www.apache.org/licenses/)
PDF.js
Apache License Version 2.0 (http://www.apache.org/licenses/)
Font Awesome
SIL OFL 1.1 (http://scripts.sil.org/OFL)
MIT License (http://opensource.org/licenses/mit-license.html)
CC BY 3.0 ( http://creativecommons.org/licenses/by/3.0/)
Powered by Worktribe © 2025
Advanced Search