Dynamic energy management of FPGA accelerators in embedded systems

Hosseinabady, Mohammad; Nunez-Yanez, Jose Luis

Abstract

In this article, we investigate how to utilise an Field-Programmable Gate Array (FPGA) in an embedded system to save energy. For this purpose, we study the energy efficiency of a hybrid FPGA-CPU device that can switch task execution between hardware and software with a focus on periodic tasks. To increase the applicability of this task switching, we also consider the voltage and frequency scaling (VFS) applied to the FPGA to reduce the system energy consumption. We show that in some cases, if the task's period is higher than a specific level, the FPGA accelerator cannot reduce the energy consumption associated to the task and the software version is the most energy efficient option. We have applied the proposed techniques to a robot map creation algorithm as a case study which shows up to 38% energy reduction compared to the FPGA implementation. Overall, experimental results show up to 48% energy reduction by applying the proposed techniques at runtime on 13 individual tasks.

• Journal Article Type: Article
• Online Publication Date: May 22, 2018
• Publication Date: May 22, 2018
• Deposit Date: Dec 11, 2023
• Journal: ACM Transactions on Embedded Computing Systems
• Print ISSN: 1539-9087
• Electronic ISSN: 1558-3465
• Publisher: Association for Computing Machinery (ACM)
• Peer Reviewed: Peer Reviewed
• Volume: 17
• Issue: 3
• Article Number: 63
• DOI: https://doi.org/10.1145/3182172
• Public URL: https://uwe-repository.worktribe.com/output/11512139