Wang, C., Zhou, J., Weerasekera, R., Zhao, B., Liu, X., Royannez, P., & Je, M. (2015). BIST methodology, architecture and circuits for pre-bond TSV testing in 3D stacking IC systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(1), 139-148. https://doi.org/10.1109/TCSI.2014.2354752